Training » TC17x6/TC17x7: Practical Application of TriCore® Specific Peripherals
TC17x6/TC17x7: Practical Application of TriCore® Specific Peripherals
Training Objectives
You can assess the possible applications of TriCore® specific peripherals of the TC17x6/TC17x7 derivatives. You are able to generate driver routines, implement these in a project and test them with a debugger.
Required Knowledge
Basic knowledge of microcontrollers and the TriCore® architecture as covered in the training "TriCore®: Architecture, Peripherals and Embedded Programming®.
Contents
TriCore® Overview
- Core, bus systems, port structure
Peripheral Control Processor PCP2
- PCP2 configuration, channel programs and contexts
- Instruction set overview
- PCP2 service request nodes and service request structure
- PCP2 interrupt channel programs
General Purpose Timer Array GPTA V4/V5
- Clock generation unit (filter prescaler cells FPCs,
phase discrimination logic PDLs, duty cycle measurement DCMs,
phase locked loop PLL)
- Clock distribution unit CDU
- Signal generation unit (global timer GTs, global timer cells GTCs,
local timer cells LTCs)
- GPTA input/output and interrupt/DMA interface
Micro Second Channel MSCx
- Downstream channel, upstream channel
A/D Converter ADCx (TC17x6/TC17x7)
- Request sources and arbitration
- Conversion and sample time control, limit check
- Service request control
Fast A/D Converter FADC
- Channel trigger/gate control, data reduction filter block
Direct Memory Access Controller DMA, Memory Checker
- Architecture, initialization, interrupt handling
- Addressing mechanisms, protection handling, pattern detection logic
External Request Unit ERU
Micro Link Interfaces MLIx
- Communication process, transfer windows, pipes, transfer formats
MultiCAN Module
- CAN node initialization and message object handling
- FIFO/Gateway architecture and handling, interrupt handling
- CAN interrupt handling
FlexRay Module TC1797 (Overview)
Dates |
Price plus VAT |
Short Code |
Duration |
|
ON REQUEST |
1,500 € |
E-TC17XXPER |
3 days |
|
|
|||
