Training » XE16x/XC22xx: Architecture, Peripherals and Embedded Programming
XE16x/XC22xx:
Architecture, Peripherals and Embedded Programming
Training Objectives
You know the architecture, basic on-chip periphery and specifics of the XE16x/XC22xx device family. You are able to program low-level drivers for this hardware with Keil/Tasking tools and test them with a debugger. Moreover, you can generate interrupt routines for the CPU and know the functionality of exceptions/traps.
Required Knowledge
Knowledge of ANSI-C as well as experience with programming and the set-up of a microprocessor/microcontroller system.
Contents
Infineon XE16x/XC22xx Architecture: Overview
XE16x/XC22xx Core
- CPU, pipelines, register set, context switch, CPU special function register
- Instruction fetch unit and program flow control
- Memory architecture and address map
- Internal memory block (on-chip: program and data SRAMs, embedded flash)
- System stack
- Overview instruction set, special instructions and DSP support
Differences in Architecture: XC16x and XE16x/XC22xx
XE16x/XC22xx Ports (Pin Definition and Port Functions)
Hardware-near C with Keil/Tasking Tools
- C statements and their execution in Assembler
- Architecture-specific data types, global data handling
Programming Techniques
- Description of peripherals
- Layer model for embedded software systems
Driver Programming
- Structured driver model, low-level driver LLD
Interrupt, PEC and TRAP Handling
- Interrupt controller, vector table, prioritization
- Peripheral event controller PEC
- TRAPs (exception handling)
System Control Unit, Reset, Clock, Power Management
- Start-up process; resets, power management
- Clock control, PLL; External Request Unit ERU
Serial Interfaces: Universal Serial Interface Channel Modules USICx
General Purpose Timer Unit, Watchdog Timer WDT, Real Time Clock RTC
Overview: MultiCAN, Analog Digital Converter ADCx
Overview:Capture Compare Units (CC2, CCU6x)
Dates |
Price plus VAT |
Short Code |
Duration |
|
19 - 23 January 2009 |
2,050 € |
E-XE16X |
5 days |
|
|
|||
